The implementation of zgemv_n using RVV_ZVL256B has been optimized.
Compared to the previous implementation, it has achieved a 1.5x
performance improvement.

Specialized some scenarios, performed loop unrolling, and reduced the
number of multiplications.

Further rearranged the rotm kernel for the different architectures.

Signed-off-by: tingbo.liao <tingbo.liao@starfivetech.com>

Signed-off-by: tingbo.liao <tingbo.liao@starfivetech.com>

Signed-off-by: tingbo.liao <tingbo.liao@starfivetech.com>

Signed-off-by: tingbo.liao <tingbo.liao@starfivetech.com>

Signed-off-by: tingbo.liao <tingbo.liao@starfivetech.com>

Signed-off-by: tingbo.liao <tingbo.liao@starfivetech.com>

Add autodetection for riscv64

The following openblas_utest tests fail when the RISCV64_ZVL128B is
enabled.

TEST 89/103 axpby:zaxpby_inc_0 [FAIL]
TEST 92/103 axpby:caxpby_inc_0 [FAIL]
TEST 95/103 axpby:daxpby_inc_0 [FAIL]
TEST 98/103 axpby:saxpby_inc_0 [FAIL]

The issue is that the vectorized kernels do not work when inc_y == 0.
This patch updates the kernels to fall back to the scalar algorithms
when inc_y == 0, fixing the failing tests.

Signed-off-by: Mark Ryan <markdryan@rivosinc.com>

Implement DYNAMIC_ARCH support for riscv64.  Three cpu types are
supported, riscv64_generic, riscv64_zvl256b, riscv64_zvl128b.
The two non-generic kernels require CPU support for RVV 1.0 to
function correctly.  Detecting that a riscv64 device supports
RVV 1.0 is a little complicated as there are some boards on the
market that advertise support for V via hwcap but only support
RVV 0.7.1, which is not binary compatible with RVV 1.0.  The
approach taken is to first try hwprobe.  If hwprobe is not
available, we fall back to hwcap + an additional check to distinguish
between RVV 1.0 and RVV 0.7.1.

Tested on a VM with VLEN=256, a CanMV K230 with VLEN=128 (with only
the big core enabled), a Lichee Pi with RVV 0.7.1 and a VF2 with no
vector.

A compiler with RVV 1.0 support must be used to build OpenBLAS for
riscv64 when DYNAMIC_ARCH=1.

Signed-off-by: Mark Ryan <markdryan@rivosinc.com>

* Handle zero increment(s)

Fix BLAS and LAPACK tests for RVV 1.0 target, update to 0.12.0 intrincics

Fix BLAS and LAPACK tests for C910V and RISCV64_ZVL256B targets

Fix BLAS, BLAS-like functions and Generic RISC-V kernels

* Fixed bugs in dgemm, [a]min\max, asum kernels
* Added zero checks for BLAS kernels
* Added dsdot implementation for RVV 0.7.1
* Fixed bugs in _vector files for C910V and RISCV64_ZVL256B targets
* Added additional definitions for RISCV64_ZVL256B target