OSchip
/
OpenBLAS
Not watched
1
0
Fork 0
Code
Releases 66 Wiki evaluate Activity
Issues 0 Pull Requests 0 Datasets Model Cloudbrain HPC
6653 Commits
51 Branches
78 MB
367 Download
Tree: 94de62e8be
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '94de62e8be'
${ noResults }
Commit Graph

6653 Commits (94de62e8be1d63d2668d2aa71ce266e630c90b17)
 

Author SHA1 Message Date
  Xianyi Zhang 830a823be1 Added missed testing codes for dsdot. 15 years ago
  Xianyi Zhang b206fc7075 Fixed #28. Convert the result to double precision in the end of dsdot kernel. 15 years ago
  Xianyi Zhang 1d60510959 Added the unit testcase for dsdot. 15 years ago
  Xianyi Zhang 03272a606d Added the unit test for drotmg. 15 years ago
  Xianyi Zhang 0dc9eca36f Merge branch 'hotfix-readme_about_branches' into develop 15 years ago
  Xianyi Zhang 8cc628a953 Merge branch 'hotfix-readme_about_branches' 15 years ago
  Xianyi Zhang bbc517292a Added the spec of git branches about this project. 15 years ago
  traz 29dce62b8f Finish dtrsm_kernel_Rx.S on Loongson3A. 15 years ago
  Xianyi Zhang fa8e4fd879 Fixed #26 the wrong result of rotmg. Used fabs() instead of abs(). 15 years ago
  traz 432c309f63 Finish dtrsm_kernel_Lx.S on Loongson3A. 15 years ago
  traz d2f351d819 Modify dtrsm compiler options 15 years ago
  traz 5a991b7149 Fixed #24 drmm error on Loongson3A 15 years ago
  Xianyi Zhang 417b8ec792 Added openblas_set_num_threads for Fortran. 15 years ago
  Xianyi Zhang 7dcf4eeee7 Fixed #23. Fixed a bug of f_check script about generating link flags. 15 years ago
  Xianyi Zhang 1acf5ace29 Fixed a bug when detecting Intel CPU. 15 years ago
  traits fcf9b82f14 Fixed a build bug with NO_LAPACK=1 and SANNITY_CHECK=1. 15 years ago
  Xianyi Zhang 2aab238c61 Fixed #16. Print the user-friendly message when detecting CPU failed. 15 years ago
  Xianyi Zhang b8d93812f0 Added docs for make TARGET=your_cpu_target. 15 years ago
  Xianyi Zhang ff6ae89d3e Fixed #19. Provided an error msg when the arch is not supported. 15 years ago
  Xianyi Zhang 0a45e5495f Fixed #21. Added extern C to support C++. Thank Tasio for the patch. 15 years ago
  traz 9320933520 Completely dtrmm function. 15 years ago
  traz 921caefa56 Increased handling trmm part, no edge handling. Test size(M and N) must be a multiple of 4 . 15 years ago
  traz ecd4c1f3d9 Modify prefetching C. 15 years ago
  traz ab9e4ce351 Adjust kc size from 112 to 116 . 15 years ago
  Xianyi Zhang 921e040b15 Changed default page size to 16KB on Loongson 3A. 15 years ago
  Xianyi Zhang 00ef0cd434 Supported goto_set_num_threads & openblas_set_num_threads functions when USE_OPENMP=1. 15 years ago
  Xianyi Zhang 989c6f8b06 Fixed #14 the SEGFAULT bug on 64 cores. On SMP server, the number of CPUs or cores should be less than or equal to 64. 15 years ago
  Xianyi Zhang 552f31dbbd Fixed #13. Fixed blasint undefined bug in <cblas.h> file. 15 years ago
  Xianyi Zhang 5452ba3850 Updated the developing version to v0.1 alpha2. 15 years ago
  Xianyi Zhang 54745902b8 Init Changelog file for next release version(v0.1alpha2). 15 years ago
  traz 1aa9a298e1 Change BLOCK SIZE of LOONGSON3A TARGET. 15 years ago
  traz 782205a693 Add dgemm compiler Options in KERNEL.LOONGSON3A. 15 years ago
  traz ac494c0d04 New kernel in LOONGSON3A. 15 years ago
  Xianyi Zhang 85f99d4769 Fixed #14 the SEGFAULT bug on 64 cores. On SMP server, the number of CPUs or cores should be less than or equal to 64. 15 years ago
  Xianyi Zhang 5e7f29b19e Fixed #13. Fixed blasint undefined bug in <cblas.h> file. 15 years ago
  Xianyi Zhang 141091f528 Merge branch 'master' of github.com:xianyi/OpenBLAS into x86 15 years ago
  Xianyi Zhang e4bb6f2482 Fixed the detecting bug on Intel Core i5. Thank ggl329 for the patch. 15 years ago
  Xianyi Zhang 0edcdd470e Updated the developing version to v0.1 alpha2. 15 years ago
  Xianyi Zhang d672491122 Init Changelog file for next release version(v0.1alpha2). 15 years ago
  Xianyi Zhang 972062903c OpenBLAS 0.1 alpha version 1. 15 years ago
  Xianyi Zhang d9aa359e69 Merge remote branch 'origin/loongson3a' into x86 15 years ago
  Xianyi Zhang 04769bdf54 Merge remote branch 'origin/loongson3a' into x86 15 years ago
  Xianyi Zhang 6f058487ab Detect Intel Core Clarkdale & Arrandale 15 years ago
  Xianyi Zhang f405b5bcc5 Fixed the bug about Loongson3A gsLQC1 & gsSQC1 instructions in daxpy kernel. Now daxpy is correct. 15 years ago
  Xianyi Zhang 2b8643e0de Merge branch 'loongson3a' of github.com:xianyi/OpenBLAS into loongson3a 15 years ago
  Xianyi Zhang c84f8be453 Supported detecting new kernel(2.6.36) & new Loongson3A03 CPU. 15 years ago
  Wang Qian d5cffd506a Modified the default kernel makefile in MIPS64 arch. 15 years ago
  Xianyi Zhang 5838f12995 Support unalign address in daxpy on loongson3a simd.. 15 years ago
  Xianyi Zhang 5444a3f8f7 Unroll to 16 in daxpy on loongson3a. 15 years ago
  Xianyi Zhang 88cbfcc5b5 Merge commit 'origin/x86' into loongson3a 15 years ago