OSchip
/
OpenBLAS
Not watched
1
0
Fork 0
Code
Releases 66 Wiki evaluate Activity
Issues 0 Pull Requests 0 Datasets Model Cloudbrain HPC
You can not select more than 25 topics Topics must start with a chinese character,a letter or number, can include dashes ('-') and can be up to 35 characters long.
2784 Commits
51 Branches
78 MB
368 Download
Tree: 416c324fae
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '416c324fae'
${ noResults }
OpenBLAS/TargetList.txt

TargetList.txt 778 B
Raw Normal View History

Added docs for make TARGET=your_cpu_target.
15 years ago
​
​
​
​
​
​
​
​
​
​
TargetList.txt: minor re-ordering
13 years ago
Added docs for make TARGET=your_cpu_target.
15 years ago
​
​
​
​
​
​
​
Init Sandybridge codes based on Nehalem.
14 years ago
Add HASWELL to TargetList.txt The Intel "Haswell" architecture is missing from the list of build targets.
11 years ago
Added docs for make TARGET=your_cpu_target.
15 years ago
​
​
​
​
​
​
​
​
Refs #113. Fixed the typo BOBCATE -> BOBCAT
14 years ago
Added BULLDOZER target. So far it uses barcelona kernels.
13 years ago
Update the doc for target list.
11 years ago
added target processor STEAMROLLER
11 years ago
Add AMD Excavator target.
11 years ago
Add ZEN support (tested for auto-detected static backend)
9 years ago
Added docs for make TARGET=your_cpu_target.
15 years ago
​
​
​
​
​
​
​
​
​
Add POWER7/POWER8 as targets
10 years ago
​
Added docs for make TARGET=your_cpu_target.
15 years ago
​
​
​
​
​
​
MIPS P5600(32 bit) and I6400(64 bit) cores support added. Seperated mips and mips64 files. Configurations support for mips 32 bit. Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
10 years ago
​
​
​
Added docs for make TARGET=your_cpu_target.
15 years ago
​
Init Sandybridge codes based on Nehalem.
14 years ago
MIPS P5600(32 bit) and I6400(64 bit) cores support added. Seperated mips and mips64 files. Configurations support for mips 32 bit. Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
10 years ago
Added MSA optimization for GEMV_N, GEMV_T, ASUM, DOT functions Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
10 years ago
Added mips I6500 core Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
8 years ago
Added docs for make TARGET=your_cpu_target.
15 years ago
MIPS P5600(32 bit) and I6400(64 bit) cores support added. Seperated mips and mips64 files. Configurations support for mips 32 bit. Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
10 years ago
Added docs for make TARGET=your_cpu_target.
15 years ago
​
MIPS P5600(32 bit) and I6400(64 bit) cores support added. Seperated mips and mips64 files. Configurations support for mips 32 bit. Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
10 years ago
Added docs for make TARGET=your_cpu_target.
15 years ago
​
​
MIPS P5600(32 bit) and I6400(64 bit) cores support added. Seperated mips and mips64 files. Configurations support for mips 32 bit. Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
10 years ago
Add ARM targets.
11 years ago
​
Update the doc for target list.
11 years ago
​
​
Add ARM targets.
11 years ago
MIPS P5600(32 bit) and I6400(64 bit) cores support added. Seperated mips and mips64 files. Configurations support for mips 32 bit. Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
10 years ago
Add ARM targets.
11 years ago
Adding arm64 target CORTEXA57 Co-Authored-By: Ralph Campbell <ralph.campbell@broadcom.com>
10 years ago
ARM64: Add the VULCAN Target
9 years ago
ARM64: Add Cavium THUNDERX Target
9 years ago
ARM64: Add Cavium THUNDERX2T99 Target
9 years ago
Adding arm64 target CORTEXA57 Co-Authored-By: Ralph Campbell <ralph.campbell@broadcom.com>
10 years ago
Add support for TARGET=ZARCH_GENERIC and TARGET=Z13
8 years ago
​
​
 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091 
  1. Force Target Examples:

  2. 

  3. make TARGET=NEHALEM

  4. make TARGET=LOONGSON3A BINARY=64

  5. make TARGET=ISTANBUL

  6. 

  7. Supported List:

  8. 1.X86/X86_64

  9. a)Intel CPU:

  10. P2

  11. KATMAI

  12. COPPERMINE

  13. NORTHWOOD

  14. PRESCOTT

  15. BANIAS

  16. YONAH

  17. CORE2

  18. PENRYN

  19. DUNNINGTON

  20. NEHALEM

  21. SANDYBRIDGE

  22. HASWELL

  23. ATOM

  24. 

  25. b)AMD CPU:

  26. ATHLON

  27. OPTERON

  28. OPTERON_SSE3

  29. BARCELONA

  30. SHANGHAI

  31. ISTANBUL

  32. BOBCAT

  33. BULLDOZER

  34. PILEDRIVER

  35. STEAMROLLER

  36. EXCAVATOR

  37. ZEN

  38. 

  39. c)VIA CPU:

  40. SSE_GENERIC

  41. VIAC3

  42. NANO

  43. 

  44. 2.Power CPU:

  45. POWER4

  46. POWER5

  47. POWER6

  48. POWER7

  49. POWER8

  50. PPCG4

  51. PPC970

  52. PPC970MP

  53. PPC440

  54. PPC440FP2

  55. CELL

  56. 

  57. 3.MIPS CPU:

  58. P5600

  59. 

  60. 4.MIPS64 CPU:

  61. SICORTEX

  62. LOONGSON3A

  63. LOONGSON3B

  64. I6400

  65. P6600

  66. I6500

  67. 

  68. 5.IA64 CPU:

  69. ITANIUM2

  70. 

  71. 6.SPARC CPU:

  72. SPARC

  73. SPARCV7

  74. 

  75. 7.ARM CPU:

  76. CORTEXA15

  77. CORTEXA9

  78. ARMV7

  79. ARMV6

  80. ARMV5

  81. 

  82. 8.ARM 64-bit CPU:

  83. ARMV8

  84. CORTEXA57

  85. VULCAN

  86. THUNDERX

  87. THUNDERX2T99

  88. 

  89. 9.System Z:

  90. ZARCH_GENERIC

  91. Z13

OpenBLAS is an optimized BLAS library based on GotoBLAS2 1.13 BSD version.